Abstract-This paper describes the design and experimental evaluation of a multibit Sigma-Delta modulator with enhanced dynamic range (DR) through the use of nonlinear digital-to-analog converters (DACs) in the feedback paths. This nonlinearity imposes a trade-off between DR and distortion, which is well suited to the intended hearing aid application. The modulator proposed here uses a fully-differential self-biased amplifier and a 4-bit quantizer based on fully dynamic comparators employing MOS parametric pre-amplification to improve both energy and area efficiencies. A test chip was fabricated in a 130 nm digital CMOS technology, which includes the proposed modulator with nonlinear DACs and a modulator with conventional linear DACs, for comparison purposes. The measured results show that the using nonlinear DACs achieves an enhancement of the DR around 8.4 dB (to 91.4 dB). Power dissipation and silicon area are about the same for the two cases. The performance achieved is comparable to that of the best reported multibit ADCs, with the advantage of occupying less silicon area (7.5 times lower area when compared with the most energy efficient ).
energy-efficient analog-to-digital converters (ADCs). Targeting micro-power medical devices, it is necessary to have ADCs operating with very low power dissipation [1] , while delivering high performance suitable for applications such as hearing aids. Moreover, due to fabrication cost reasons, the required silicon area should be minimized.
Ideally, a hearing aid should be able to process signals corresponding to sound pressure levels (SPL) ranging from the threshold of hearing to the level of discomfort. For a normal hearing person this corresponds to a dynamic range (DR) of about 120 dB [2] , [3] . For a person with a hearing loss the audible range is reduced, but still the signal processing in the hearing aid should be able to handle the full dynamic range. One of the challenges for the signal processing in a hearing aid is to compress the full sound pressure range into the range which is audible to the hearing impaired person. This range varies among individuals but a representative value would be 60 dB [2] , [3] .
The signal processing path in a hearing aid would normally comprise a transmitter front-end (TFE) interfacing with the microphone, a digital signal processing unit (DSP), and a receiver front-end (RFE) interfacing the speaker [4] . The TFE comprises a microphone preamplifier and an ADC, interfacing the DSP. This paper is concerned with the design of the ADC for a TFE with a high DR. A DR of 120 dB is very challenging for a preamplifier and an ADC, especially when considering that a hearing aid application also imposes strict limitations on the power consumption, and in order to achieve the large DR, it is necessary to take advantage of the fact that the output dynamic range of the hearing aid can be limited to about 60 dB. This implies that the signal-to-noise-plus-distortion-ratio (SNDR) at the output of the TFE does not need to be more than 60 dB. Also, a variable gain amplifier can be employed as the microphone preamplifier [4] , alleviating the requirements for the input DR of the ADC. Therefore, in this work a data converter architecture has been considered, aiming at a DR of at least 90 dB with a peak SNDR of at least 60 dB. The signal bandwidth (BW) is designed to be 20 kHz and this is a specification which could be relaxed as a bandwidth of about 10 kHz would suffice, even for high-end hearing aids [3] . The fact that the signal-to-noise-ratio (SNR) does not need to be as large as the DR can be utilized by designing the ADC to have a signal dependent quantization error, i.e., a large quantization error for large inputs and a small quantization error for small inputs. This also implies that the power dissipation can be reduced since less power is needed for large inputs where a higher noise can be tolerated. Also, the limited SNDR of the output range implies that the ADC does not need to have a high linearity (10 bits would suffice) so a trade-off between linearity and DR is possible.
For the overall architecture of the ADC a sigma-delta modulator followed by a decimation filer has been chosen. M's are frequently used in hearing aid applications, and also adaptive architectures permitting a trade-off between SNR and power consumption have been presented [5] . In [5] , the adaptation is achieved by a combination of different clock frequencies and configurations. In the present work, the adaptation of the to the input signal amplitude is achieved by a non-linearity introduced in the feedback path and the sampling frequency is fixed. In order to limit the power dissipation the sampling frequency should be as low as possible, i.e., the over-sampling ratio (OSR) should be low. This is usually achieved in a either by increasing the order or by using multibit quantization. This last option normally requires dynamic element matching (DEM) to enhance the linearity of the digital-to-analog converter (DACs) in the feedback-loop [6] , [7] . Since with advanced CMOS technologies it is possible to obtain capacitor matching errors at the 10 bit level, the use of DEM can be avoided for the intended application. Therefore, it is preferable to reduce the sampling frequency by increasing the number of bits of the instead of increasing its order. In particular, a second order with 5 bits and an OSR as low as 32 can achieve the desired DR. However, it is difficult to design the comparators in the 5-bit quantizer with more than 4 bits of accuracy due to power and stringent offset constraints.
In order to increase the DR while using 4-bit quantization, it is only necessary to improve the SNR for input signals with low amplitudes. As theoretically proposed in [8] , the DACs can have a nonlinear transfer characteristic with a smaller conversion step (least-significant-bit, LSB) for low amplitude signals and a larger LSB for high amplitude signals. This increases the distortion for high amplitude signals, which is acceptable for the intended application. Hence, a multibit second-order modulator using nonlinear DACs can extend the DR either without the need of increasing the resolution of the quantizer or increasing the OSR, resulting in a with lower sampling frequency and lower complexity.
Alternative techniques to extend the DR have been proposed in [9] , [10] , based on non-uniform [9] or semi-uniform [10] quantization. Using this technique, the nonlinear steps are obtained in the quantizer, implying that the comparators in the quantizer should have a very low offset in order to precisely define the smallest steps. This leads to higher power dissipation. With the nonlinear characteristic embedded in the DAC, the precision of the nonlinear steps depends only on the capacitor matching in the DAC, and this does not increase the power. Therefore, our approach has some practical advantages, namely reduced spread and better matching of the capacitances (since they can be laid out together, using unit capacitors, in the same capacitor-array) and simpler design of the comparators in the multibit quantizer because of the use of uniform quantization.
Reported single-bit s [11] [12] [13] [14] and multibit s [15] [16] [17] [18] [19] [20] [21] [22] [23] , have shown slow improvements in energy efficiency over the years (only recently a significant improvement was achieved, by replacing the multibit quantizer by a single fast comparator with variable threshold levels [22] ). One reason is the power required by the amplifiers in the integrators and by the comparators used in the multibit quantizer. Hence, to achieve high energy efficiency, we propose to use a fully-differential inverter-based self-biased amplifier together with a 4-bit quantizer based on low-offset, fully dynamic comparators, employing embedded discrete-time MOS parametric amplification (MPA).
In Section II, we investigate the optimum nonlinear DAC characteristic. Section III deals with the architecture of the integrated 2nd -order 4-bit employing either linear or nonlinear DACs. Section IV discusses the implementation tradeoffs, especially power dissipation and thermal noise. In order to assess the advantage of using nonlinear DACs, a circuit using linear DACs has been implemented in the same IC for comparison purposes. Section V presents the experimental results and compares these with those of the best multibit s reported in the literature. Finally, in Section VI, the main conclusions are drawn.
II. NONLINEAR DACS
The selected architecture is based on a 4-bit second-order , as shown in Fig. 1 . For comparison purposes two versions of this architecture have been implemented: using nonlinear 4-bit DACs and using linear 4-bit DACs.
comprises two delayed switched-capacitor (SC) integrators, a 4-bit (uniform) flash quantizer ADC followed by a digital look-up table and two nonlinear 4-bit DACs, also implemented by SC circuits. A has a negative feedback path that subtracts the quantized output of the modulator from the input signal. This subtraction is followed by a block with a large gain in the signal band. Assuming that the modulator is not saturated, the difference between the input signal and the quantized output is almost zero [7] . This means that the output of the DAC tracks the input signal, while its input is basically a distorted version due to the nonlinear transfer characteristic.
Therefore, the ADC output is easily corrected by a digital look-up table with 16 values stored in digital memory. This look-up table is not required for the linear modulator since it uses two linear 4-bit DACs.
The nonlinear DAC transfer characteristic determines the modulator's small LSB interval when the input signal amplitude is small in order to limit the quantization noise power. Therefore, the multibit nonlinear DAC must have small steps for input codes close to the middle of the range and larger steps for input codes in the extremes of the range, as shown in Fig. 2 . The nonlinear transfer function results in a reduction of the quantization noise power for small amplitude input signals. As a consequence, the DR is extended. Since the SNR is defined as the ratio between the signal power and the noise power, and there is both quantization and thermal noise, there is a limit to the possible extension of the DR, which is set by the thermal noise power.
The nonlinear function in the DAC must provide a smooth transition between the smaller conversion steps in the center to the large conversion steps at the extremes of the characteristic. After running comprehensive high level (MATLAB) simulations of the modulator with different mathematical functions, e.g., , etc., the function was selected.
A systematic and simulation-based approach has been followed. For each DAC function and, for different sets of coefficients, we swept the input signal amplitude from 0 to dB at the input of the model of modulator and computed the peak SNDR and the peak DR.
In order to improve the performance of the modulator, each of the 16 voltage levels produced by the function has been also slightly adjusted, resulting in a new nonlinear function for the DAC. This 'modified' DAC function (shown in Fig. 2 ), which we named , has the advantage that it can be realized using small unit capacitances laid out in the same capacitor-array. In the remainder of this paper, whenever nonlinear transfer function is mentioned, it refers to this function. The 4-bit DACs are implemented using a SC topology comprising 15 different unit capacitors. The value of each capacitor is adjusted to obtain the conversion characteristic in Fig. 2 . The mismatch errors among the unit capacitors affect the overall converter distortion, since they create a difference between the non-linearity of the DAC and the digital look-up table. When using a linear DAC, the effect of the capacitor mismatch in the distortion can be reduced using the referred DEM techniques. However, due to relaxed distortion requirements for the intended hearing aid application, a with a linear DAC without DEM is a valid option. The 4-bit 2nd-order modulators, with and without nonlinear DACs, were modeled in MATLAB to quantify the impact of the random capacitor mismatch (assuming a 2% and 0.2% standard-deviation, , for smaller and larger capacitors, respectively). The model included thermal noise in both integrators, and all the remaining blocks were considered as ideal. Due to practical feasibility reasons in the selected 130 nm technology, a minimum capacitance value of 49 fF was considered. The simulated results show that, for different input signal amplitudes, the SNDR of the output signal does not degrade more than 1 dB when compared with the ideal case without considering mismatch errors. When the input amplitude is small, only the LSB is changing in the quantizer meaning that only the corresponding LSB capacitor in the DAC is switching. Hence, the is operating as a single-bit modulator and, in this case, the circuit is not sensitive to mismatches. When the input amplitude is large, all the bits in the quantizer change and the capacitors in the DAC are switching. However, since the capacitance values associated with the most-significant bits (MSBs) are large, the associated mismatch errors are small and, consequently, the distortion is smaller than the distortion caused by the non-linear feedback function.
Each bit of the thermometer code of the 4-bit quantizer is associated to DAC capacitors, which were sized to produce the characteristic in Fig. 2 . These capacitors are numbered from to corresponds to the mid-scale step and and correspond to the larger steps at the low and high extremes of the input range, respectively. Notice that is the smallest capacitor used in the DACs. For the 4-bit nonlinear DACs, and after choosing a unit capacitor value of fF, the remaining capacitance ratios are summarized in Table I .
The linear 4-bit DACs use 15 equal sized unit capacitors of fF, giving approximately the same total capacitance value of pF (similar total capacitance value for the 4-bit nonlinear DACs).
III. 4-BIT MODULATORS

A. Architecture of Both Linear and Nonlinear s
The architecture shown in Fig. 1 is described by the following equation:
(1) Coefficients and are set to 1/2 and 2, respectively, leading to the following transfer function: (2) It can be shown that the modulator implements the required noise transfer function, i.e.,
, and that the signal transfer function, given by has a double-delay component and a highpass term due to the scaling and feed-forward. The highpass term can be simply compensated in the digital domain, by using a first order filter with a transfer function equal to . Fig. 3 shows the complete electrical schematic of both 4-bit s, which operate with a nominal power supply of 1.2 V. The differential reference voltage is defined to be nominally equal to 0.7 V ( V and V). The OSR is 32 and the nominal BW is 20 kHz ( MHz). Input and output common-mode (CM) voltages, and , respectively, are set to approximately . The full-scale (FS) input signal is set to 1 , corresponding to 0 dB . Fig. 4(a) shows a plot of the simulated SNDR (using the MATLAB model) as a function of the input signal amplitude. As it can be observed, using the nonlinear 4-bit DACs it is possible to increase the DR by, approximately, 9 dB when compared to the same modulator using linear 4-bit DACs. As expected, the achievable peak SNDR is reduced to about 70 dB. This graph shows a discontinuity in the SNDR curve around input amplitudes of dB for the case of the nonlinear DACs. This discontinuity occurs because the input amplitude becomes large enough to enable more than the LSB in the quantizer. For smaller input amplitudes, the modulator is essentially a single-bit modulator and it is inherently linear, as shown in Fig. 4(b) . However, for larger input amplitudes, the non-linear characteristic of the DACs increases the feedback gain. As a result, the quantization noise of the modulator increases, resulting in the observed degradation of the SNDR.
B. The Amplifier
Both s use scaling and a feed-forward path since this is an effective way of relaxing the requirements in terms of the output dynamic range and DC gain variability of the op-amp [22] , [23] . The selected architecture does not require high gain amplifiers. Therefore, single-stage cascode or two-stage amplifiers are not required. A new fully-differential inverter-based self-biased OTA [ Fig. 5(a) ] is proposed in this paper and used in the integrators to reduce power. The obvious advantage of using inverters is that both input devices contribute with their transconductances to the gain-bandwidth product (GBW) at the expense of a single current branch. Another advantage is that no biasing circuitry is needed.
A single-ended version of a self-biased amplifier was proposed in [24] . It is known that self-biasing makes some of the performance parameters of the circuits insensitive to process, supply and temperature (PVT) variations. Similar circuits have been proposed by other authors [25] , [26] , but either they rely on more complex and pseudo-differential schemes [25] or they require active common-mode feedback (CMFB) [26] . The proposed OTA comprises two CMOS inverters and two voltage controlled resistors (VCR) and , biased in the boundary of the saturation and triode regions. A simple SC CMFB circuit comprising only two capacitors and five switches is used to adjust the output common-mode voltage to about and to provide closed-loop control (self-biasing) of the amplifier. VCRs, and , have their gate voltages controlled by the output of the SC CMFB circuit, . They provide a negative feedback loop which reduces the sensitivity of the amplifier's DC gain to PVT variations. For example, if increases, the source-gate voltage in PMOS device , also increases producing an increase in the bias current . Hence, the current in the two inverters and the output CM voltage increase. The CMFB circuit produces higher (assuming that is constant and provided by a bandgap reference circuit) forcing to remain constant, thus compensating the variation. Process and temperature variations are similarly compensated by the negative-feedback loop. The DC gain, , is approximately the ratio between a transconductance and an output conductance, and is maintained constant because variations in % are accompanied by similar variations in : their ratio varies less than 7% with PVT variations. The amplifier's transfer function is approximately equal to that of a standard inverter. Fig. 5(b) shows the AC simulation results of the proposed amplifier over 10 different PVT corners ( for process, for temperature, and % for supply voltage) plus typical conditions. It can be observed that the low-frequency gain is always higher that 41 dB and the variability over PVT is limited to dB. High level simulations show that a minimum DC gain of 36 dB is required for the first integrator to reach the targeted DR above 90 dB (due to the use of feed-forward). Therefore, a safety margin of about 3 dB was considered in the design. From electrical transient simulations of the complete modulator it was found that a minimum GBW product of about 4 MHz was required to avoid a degradation of the peak SNDR (below 72 dB and without considering any mismatch errors). Since PVT variations have to be considered, a typical GBW higher than 8 MHz was used. In this condition, this amplifier dissipates less than 42.5 W.
C. The 4-Bit Flash Quantizer
The 4-bit quantizer comprises a bank of 15 comparators and D-type flip-flops (D-FFs) followed by an output encoder to provide both the 4-bit code and 15-bit thermometer-code (to drive the 4-bit DACs). The necessary 15 threshold levels, (in our case of and 0) are defined by an input SC network included in each comparator. Each comparator is shown in Fig. 6 , which comprises an input SC network followed by a positive-feedback latch (PFBL).
To eliminate static power, pre-amplification was embedded into the input SC network by employing MOS parametric amplification (MPA) [29] . The circuit operates with two clock phases and each capacitor is implemented by means of a parametric MOSCAP made of two MOS transistors (either NMOS or PMOS) as shown also in Fig. 6 . Hence, all eight MOS capacitors change from inversion during phase 1, into depletion during phase 2, thus providing amplification. Then, approximately 5 ns after phase 2 is enabled, the PFBL is latched (by enabling LAT phase).
The threshold level does not depend on the load capacitance and it is simply set by the ratio of and during phase 1. The detailed design of each individual comparator is given in [27] . If it is decided not to use MPA, the comparator may be designed without any pre-amplifier. However, to keep the random offset below the 5-bit level (4-bit quantizer), the input devices used in the PFBL should have larger areas . 
IV. CIRCUIT IMPLEMENTATION DETAILS
A. Switches
The majority of the switches in the modulators are ATGs (asymmetrical transmission gates) with bulk-switching (BS) in the larger PMOS devices (all switches in the signal paths), and STGs (symmetrical transmission gates) in the switches connected to the common-mode voltages and to the inputs of the amplifiers. Since ATG with BS are used for both the input switches and for the feed-forward input switches, it was found unnecessary to employ clock-bootstrapping techniques. For all switches in the DACs, either PMOS or NMOS devices are used, depending on whether the plate of the capacitor is being connected to or to , respectively. All remaining switches in the modulators are simply STGs.
B. Single-Phase Clocking Technique
All switches in all SC blocks are driven by complementary clock phases and [13] . However, it is necessary to guarantee that the sampling phase of the first integrator should start slightly earlier than the sampling phase of the second integrator
The circuit used to generate these two complementary clock phases, depicted in Fig. 3 , comprises 3 inverters plus 2 digital buffers (7 inverters in total). The two required chopping phases are created with a simple divide-by-two scheme.
C. Digital Circuitry
The digital part of the modulators consists of a bubble detector circuit, 17 D-FFs, an encoder to transform the output of the 4-bit quantizer after the bubble detector into a thermometer code (necessary to address the 4-bit DACs), 19 medium-sized buffers, and three delays (two of about 5 ns and one of 34 ns, in typical conditions). This arrangement provides the delayed phase necessary to guarantee the required minimum pre-amplification time (for the MPA) in the comparators.
D. Noise and Capacitance Values
The capacitances of the modulator have to be sized in order to reach the desired DR. The with nonlinear 4-bit DACs should have a dynamic performance above 15 bits (DR of more than 90 dB). Assuming that the overloads for input signal amplitudes larger than dB , it is necessary to have a total maximum input referred noise power below to obtain the desired DR. This noise power includes quantization and thermal noise. We chose to assign 75% of the total noise budget to thermal noise, which corresponds to a noise power of . Using the method described in [28] , the first integrator sampling capacitance, , is obtained in a straightforward way. The remaining capacitance values ( and ) are easily obtained through the values of the coefficients. The resulting values are:
pF, pF, pF and pF. As in [22] , chopper stabilization is used for the first stage op-amp to suppress in-band flicker noise. The chopped amplifier, shown in Fig. 3 , consists of the proposed amplifier plus 8 switches. The input chopping switches are STGs, while the output chopping switches are ATGs, to accommodate the varying voltage added to 0.55 V common-mode at the output.
E. Power Dissipation
The total power dissipation, , for both modulators is , where and are the static and dynamic power dissipated by the two integrators, the dynamic power dissipated by the 4-bit quantizer and the power dissipated by the remaining digital circuitry, respectively. The last term is due mainly to the clock generator and digital buffers at the 15 digital outputs of the 4-bit quantizer (thermometer-code); these are needed to drive the switches in the 4-bit DACs. This power dissipation can be reduced significantly by minimizing, in the layout, all parasitics in the metal lines (e.g., using metals above metal-4) that connect the quantizer outputs to the DAC inputs.
The static and dynamic power dissipated by the two integrators comprise, respectively, the static power dissipation of the two amplifiers, the clock-frequency, the sum of the 15 capacitances in the two DACs (either linear or nonlinear) and the feed-forward capacitances. For the selected amplifier topology, a nominal bias current as small as 30 A, in typical conditions, (corresponding to a static power dissipation of 36 W) can be used in the first integrator (a slightly higher value of 42.5 W was used for safety). The power dissipated in the 4-bit quantizer is dynamic contribution, since the comparators do not have static pre-amplifiers but, rather, MPA.
There is an obvious trade-off between noise and power dissipation. Lower noise (higher SNR and higher DR) requires higher capacitances, but this leads to higher power.
V. INTEGRATED PROTOTYPES AND MEASUREMENT RESULTS
A prototype IC with the two s has been fabricated in a 130 nm standard CMOS process using MiM capacitors. Only standard (1.2 V) NMOS and PMOS devices have been used.
A. Integrated Prototypes and Layout Related Issues
Four major concerns were taken into account in the layout of the modulators: 1) the threshold voltage of each comparator in the 4-bit quantizer was carefully adjusted, through extracted layout simulations, in order to minimize any systematic offset voltage. This was critical to guarantee that the parasitic capacitances associated with the MOS parametric capacitors would not affect the threshold level beyond a couple of mV (systematic offsets); 2) the power dissipation of the digital circuitry has been minimized. For example, buffers were optimum-sized also through extracted layout simulations, in order to properly drive the large parasitic capacitances of the 2 15 metal lines connecting the 4-bit quantizer to the two 4-bit DACs; 3) the capacitor-arrays of the DACs were laid out in common-centroid way to provide immunity to cross-chip gradients and to improve matching; 4) finally, to reduce switching noise coupling, three separated digital, mixed-mode, and analog supplies were used. The die photograph of the chip with the two modulators is shown in Fig. 7 . The active area of the s is 0.24 mm and 0.29 mm , respectively, for the linear and for the nonlinear modulators .
B. Measurement Results
The SNR and SNDR of the two s were measured for different input signal amplitudes. The following equipment was used:-ATS-2 Audio Analyzer to generate the double balanced inputs;-PS2521G programmable power supply from Tektronix;-AWG510 waveform generator from Tektronix to generate the clock;-Agilent 16702B logic analyzer to acquire the 4-bit outputs to be processed in MATLAB. Fig. 8 shows, for the two s, the measured FFT spectrum for input signal amplitudes of dB and dB . For large amplitudes, the in-band distortion is worse for the with nonlinear DACs, but for small amplitudes, the SNR is much better. The different quantization noise floor for the two s with two input signals are perfectly visible.
Input signals ranging from 20 Vrms ( dB ) to 675 m Vrms ( dB ) were applied to two samples of the s. Both SNDR and SNR plots are for FFTs with 55486 points using 15 averages and the Blackman window. The SNDR measurements are with input frequency of 2.4 kHz and, for the SNR Fig. 9 show that has enhanced the DR by 8.4 dB (achieving a peak DR of 91.4 dB) when compared to . The power dissipation is about the same for both circuits. The peak SNDRs are 72.5 dB and 61.5 dB and the peak SNRs are 74.7 dB and 70.2 dB, respectively for the and . Neither data-weight-averaging (DWA) nor DEM were used in the modulators, since a peak SNDR of 60 dB is sufficient for hearing aids. The key measurement results and a comparison between the two modulators are summarized in Table II. Using true audio signals representing voice (with a few seconds of duration), and apart from some minor differences in signal and noise levels, we could not notice any audible pops, clicks, idle tones or distortion. Moreover, a sine-wave signal with a frequency value sweeping from 100 Hz to 16 kHz was also digitized by the circuit. Neither audible distortion nor idle tones could be listened in the post-processed sound. 
C. Performance Comparison With Other Multibit s
To compare the measured performance of our circuit with other multibit s, the usual figure-of-merit (FOM) based on the measured DR, BW and dissipated power, , and defined by [6] is used. Table III shows the comparison for multibit s. The proposed employing nonlinear DACs has a FOM similar to that of the in [22] . When compared with the best reported in [22] with similar BW and with a DR higher than 90 dB, our achieves a FOM of 172.2, i.e., only 2.4 (dB) worse, but the core of the modulator in [22] occupies an area 7.5 times larger (in 180 nm CMOS). Although the first integrator in [22] uses about 50% of the area of the modulator (since a DR of 100 dB was targeted), the 4-bit quantizer and the digital logic (also associated with the DWA) occupy roughly 40 % of the overall area (about 20 % each). This means that the area of the 4-bit quantizer in [22] represents, by itself, 1.5 times the area of our . Moreover, the single-bit s with the best performance reported in [11] and [12] have a FOM of 170 and 172, respectively. This is slightly lower than for the best multibit converters.
VI. CONCLUSION
This paper describes the design of a multibit for hearing aids in a 130 nm CMOS technology, with enhanced DR obtained by using nonlinear DACs. It was shown that an extended DR is obtained with a slightly larger distortion. It was experimentally demonstrated that the with nonlinear DACs achieves a 8.4 dB enhancement of the DR when compared with its circuit replica employing linear DACs, while dissipating the same power and occupying about the same area. Furthermore, a fully-differential inverter-based self-biased amplifier together with a 4-bit quantizer based on dynamic comparators employing embedded MPA were used to obtain similar energy efficiency when compared with the best ADCs reported to date. The achieved FOM of 172 is slightly inferior to the 175 value in [22] , but the proposed has the advantage of occupying 7.5 times smaller area.
